Processing Instruction - PDFSEARCH.IO - Document Search Engine

Processing Instruction
Results: 1077

#	Item
141	Version 1.0 Concurrent/Parallel Processing David May: April 9, 2014 Introduction Add to Reading List Source URL: www.cs.bris.ac.uk Language: English - Date: 2014-04-09 06:19:05 Central processing unit Parallel computing Classes of computers Microprocessors CPU cache Superscalar Cell Instruction set Branch predictor Computer architecture Computing Computer hardware
142	The Progress of Computing William D. Nordhaus1 Yale University and the NBER August 30, 2001 version 4.4 __________________________________________________ Add to Reading List Source URL: www.econ.yale.edu Language: English - Date: 2001-08-30 14:19:28 Instruction set architectures Central processing unit Computer performance Instructions per second Dhrystone MIPS architecture Benchmark VAX Computer Computer architecture Computing Computer hardware
143	Eliminating Cache-Based Timing Attacks with Instruction-Based Scheduling Deian Stefan1 , Pablo Buiras2 , Edward Yang1 , Amit Levy1 , David Terei1 , Alejandro Russo2 , and David Mazières 1 Add to Reading List Source URL: www.amitlevy.com Language: English - Date: 2013-09-13 15:42:52 Cache Computer memory Computer architecture Scheduling Thread Timing attack Computing Central processing unit CPU cache
144	Instruction Cache Prediction Using Bayesian Networks Mark Bartlett and Iain Bate and James Cussens1 Abstract. Storing instructions in caches has led to dramatic increases in the speed at which programs can execute. Howev Add to Reading List Source URL: www.cs.york.ac.uk Language: English - Date: 2010-08-25 10:31:58 Computer memory Bayesian network Information Electronics Electronic engineering Cache pollution Classic RISC pipeline Cache CPU cache Central processing unit
145	PDF Document Add to Reading List Source URL: www.a4com.de Language: English - Date: 2006-12-21 09:47:06 Central processing unit Instruction set architectures ARM architecture BlackBerry XScale Intel Core CPU cache Microprocessor Coprocessor Computer architecture Computer hardware Computing
146	What is a Timing Anomaly? Franck Cassez1 , René Rydhof Hansen∗2 , and Mads Chr. Olesen2 1 National ICT Australia Sydney, Australia Add to Reading List Source URL: people.cs.aau.dk Language: English - Date: 2012-10-25 20:20:08 Computing Cache Real-time computing Worst-case execution time CPU cache Instruction set Latency NOP Computer performance Computer architecture Central processing unit Computer hardware
147	1 CGTM No. 19 A Study of Arithmetic Type Conversion on the IEM System /360 Add to Reading List Source URL: www.slac.stanford.edu Language: English - Date: 2011-07-15 16:42:36 Computer arithmetic Instruction set architectures Instruction set Floating point IBM System/3 Microcode Q TI-990 Computer architecture Computing Central processing unit
148	From C to MIPS David E. Culler CS61CL Sept 16, 2009 Lecture 4 Add to Reading List Source URL: inst.eecs.berkeley.edu Language: English MIPS architecture Instruction set Computing Central processing unit Instruction set architectures Instruction cycle
149	D Intel® XScale™ Microarchitecture Technical Summary Product Features Add to Reading List Source URL: www.a4com.de Language: English - Date: 2006-12-21 09:47:13 Computing ARM architecture XScale Control register CPU cache Microarchitecture Instruction set Processor register Comparison of CPU architectures Computer architecture Computer hardware Central processing unit
150	AN-2 Application Note 750 Naples Street • Add to Reading List Source URL: www.pumpkininc.com Language: English - Date: 2011-09-12 16:03:12 Computing Microcontrollers Central processing unit Instruction set architectures PIC microcontroller Bank switching Random-access memory Instruction set Computer architecture Computer hardware Computer memory

UPDATE